The department of Computer Science and Engineering of the Government College of Engineering and Textile Technology is organizing a workshop starting 10th August till 14th August for faculty members and professionals from the industry those who are interested in Digital Logic Design in its own premises. Maximum 30 faculty members and limited number of students (internal 4th year CSE & EE) will be selected as participants on first-come-first-serve basis.

Experts from Jadavpur University & Govt. Engineering Colleges will deliver introductory lecture, provide training and introduce practical applications in various research fields of FPGA Based Digital Systems Design.
 

Tagged in MAT MAT test pattern MAT exam AIMA MAT exam structure

Like us on :