• Latest FPGA architecture,
• FPGA Design Flow, Xilinx ISE
• Tool Flow, Implementing a UART based design on FPGA board,
• Building and Testing a VHDL design on FPGA Board, System Generator Tool Flow for DSP based design, Static Timing Analysis,
• Embedded System Design Flow,
• High speed Design on FPGA,
• Introduction to transceivers, Ethernet Technology,
• Data capture from ADC and analyzing using Chipscope tool

• Students from (B. Tech/ M. Tech) of Electrical/ EEE Branch 
• Faculty members
• Experts with vast experience in FPGA design at Berlline Labs

• Interested candidate can send the DD of Rs. 2200/- (or in cash) in favour of Training and Placement, KIIT University and payable to Bhubaneswar before January 10, 2015.

Tagged in MAT MAT test pattern MAT exam AIMA MAT exam structure

Like us on :